https://github.com/Engr315/P9_Parallel_Dot/blob/91608a56b6e5d56ca828147fb99bef497c0a342a/verilog/vsrc/accel_dot.sv#L63
P9_Parallel_Dot/verilog/vsrc/accel_dot.sv
Line 63 in 91608a5