Discussions

• 1 You must be logged in to vote

  💬

  Real-time community channel for FPL'26 Optimization Contest

  LeenHawk started Jul 2, 2026 in General

  

  

  0
• 1 You must be logged in to vote

  💬

  Request for an anonymous leaderboard to help participants set optimization targets

  LeenHawk started Jul 2, 2026 in General

  

  

  0
• 1 You must be logged in to vote

  💬

  Validator may false-fail valid Vivado-optimized DCPs due to hard cell-count decrease gate

  LeenHawk started Jul 2, 2026 in General

  

  

  0
• 1 You must be logged in to vote

  🙏

  Phase 2 xelab elaboration failures due to partial module renaming in validate_dcps.py

  ericsantigosa asked Jun 23, 2026 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  DSP SLICE internal registers and Latency neutrality

  sachin2 asked Jun 17, 2026 in Q&A · Answered

  

  

  2
• 1 You must be logged in to vote

  🙏

  Question about Fmax calculation and possible clock-tree limit in FPL'26 contest

  LeenHawk asked May 18, 2026 in Q&A · Answered

  

  

  1
• 1 You must be logged in to vote

  💬

  Are the servers ready to work on Beta Submission.

  rkingsly2025 started May 16, 2026 in General

  

  

  2
• 1 You must be logged in to vote

  📣

  FPL26 Contest Alpha Submission Results & Download Instructions [Sent to teams who made alpha submissions]

  clavin-xlnx announced May 9, 2026 in Announcements

  

  

  0
• 1 You must be logged in to vote

  📣

  FPL26 Contest - Alpha Submission & Resources [Sent April 29, 2026]

  clavin-xlnx announced May 9, 2026 in Announcements

  

  

  0
• 1 You must be logged in to vote

  🙏

  Output DCP path in alpha submission

  diriLin asked May 2, 2026 in Q&A · Answered

  

  

  3
• 1 You must be logged in to vote

  🙏

  Clarification on "logical equivalence": is register insertion allowed?

  LeenHawk asked Apr 22, 2026 in Q&A · Answered

  

  

  1
• 1 You must be logged in to vote

  📣

  FPL26 Contest - Alpha Submission Instructions

  clavin-xlnx announced Apr 20, 2026 in Announcements

  

  

  0
• 1 You must be logged in to vote

  🙌

  corescore_500_mod benchmark fails make validate test

  rkingsly2025 started Apr 17, 2026 in Show and tell

  

  

  1
• 1 You must be logged in to vote

  💬

  Running dcp_optimizer without LLM

  rkingsly2025 started Apr 10, 2026 in General

  

  

  1
• 1 You must be logged in to vote

  🙏

  Vivado license requirements for contest flow (WebPACK sufficient?)

  ashuthosh-mr asked Apr 9, 2026 in Q&A · Answered

  

  

  3
• 1 You must be logged in to vote

  🙏

  Questions on Iteration Budget, LLM Cost Limit, and Contest Focus

  LeenHawk asked Apr 7, 2026 in Q&A · Answered

  

  

  1
• 1 You must be logged in to vote

  📣

  Welcome to the Agentic FPGA Backend Optimization Competition!

  clavin-xlnx announced Apr 7, 2026 in Announcements

  

  

  0
• 1 You must be logged in to vote

  🙏

  Fmax improvement beyond achieving zero negative slack?

  agunter7 asked Mar 22, 2026 in Q&A · Answered

  

  

  

  

  3
• 1 You must be logged in to vote

  🙏

  Current fmax Calculation Ignored Critical Path Change

  diriLin asked Mar 27, 2026 in Q&A · Answered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Can we use other LLM API other than OpenRouter?

  nuaaceieyty asked Mar 30, 2026 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  📣

  Welcome to the Agentic FPGA Backend Optimization Competition at FPL'26!

  clavin-xlnx announced Feb 21, 2026 in Announcements

  

  

  0