fix: keep inner power planes unbroken

[seveibar]

Summary

• Mark the inner1 GND pour and inner2 3.3 V pour as unbroken.
• Communicate the plane intent through the copper pours themselves instead of a separate board routing-layer property.
• Keep unrelated autorouted wires on the top and bottom signal layers.

Draft status

This is intentionally a source-only draft. It must not be marked ready until the board/SRJ allowBlindAndBuriedVias plumbing lands and this project consumes the resulting releases:

• feat: add blind and buried via control tscircuit-autorouter#2200
• feat: propagate blind and buried via board option core#3374
• the companion props and Circuit JSON releases linked from those PRs

The repository commits the generated viewer and fabrication outputs. Those artifacts are deliberately not updated in this draft because the currently locked stack still emits partial-depth plane taps, so committing them would publish temporary blind-via drill files.

Representative verification

Using the current lockfile and usb-c__msp430fr2355__photodiode:

                                  before   after
traces touching inner1/inner2         13       0
inner1 routed-wire points              43       0
inner2 routed-wire points              34       0

• npm run typecheck: pass
• representative tsci build: pass; autorouter reports 0 routing-solver errors
• fabrication/EDA resource generation: pass
• regenerated In1_Cu.gbr and In2_Cu.gbr no longer contain the 0.15/0.25/0.5 mm routed-wire apertures present before this change

Before marking ready

• Consume releases that default ordinary boards to allowBlindAndBuriedVias: false.
• Verify the current 31 partial-depth plane taps (20 top→inner1, 11 top→inner2) become physically plated through vias and that only the intended logical plane taps remain.
• Resolve the three USB-C clearance errors exposed by the top/bottom-only reroute (0.035 mm, 0.080 mm, and 0.088 mm).
• Rebuild all 18 boards, rerun DRC, inspect the Gerbers/drill files, and commit the complete regenerated public/viewer artifact set.

[vercel]

The latest updates on your projects. Learn more about Vercel for GitHub.

Project	Deployment	Actions	Updated (UTC)
quick-configure	Ready	Preview	Aug 22, 2026 6:15pm